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We describe one of the practical methods to synthesize and decompose 
the autonomous linear sequential circuit (ALSC). The method for decomposition 
includes two steps. First, we discuss the behavior of the linear sequential 
circuit (LSC) with a feedback which has a unit time delay. Next, we derive 
the relation between the number of cycles (which correspond to a periodic 
output sequence) and that of states. 
In a forward I -S  permutation LSC the number p of cycles is given as 1 
p ~ n(n + 1)]2, where n is the number of states. While, the largest length 
of a cycle on a I -S  permutation LSC may be n ~. The necessary and sufficient 
condition that the state transition diagram of a forward I -S  permutation LSC 
A consists of only cycles is that 2t is a reverse 1-S permutation LSC. Moreover, 
the decomposition theorem of the resultant LSC is obtained from Hartmanis' 
theorem. 
1. INTRODUCTION 
From the practical view point we can classify the studies of autonomous 
linear sequential circuit (abbreviated to ALSC) into two categories: 
(i) decomposition with shift registers (Gill, 1966), and 
(ii) decomposition with the unit sequential circuit (e.g., flip-flop) 
(Haring, 1966). 
Furthermore, the theories of abstract autonomous automata have been 
developed (Hartmanis and Stearns, 1966; Stucky and Walter, 1970; 
Grzymala-Busse, 1971). 
By means of method (i), the sequential circuit can be decomposed into 
shift resisters and associated combinational logic circuits (for instance, 
Exclusive-OR circuit). This method is not necessarily useful for hardware- 
realization of ALSC.  On the other hand, it seems to be rather difficult to 
complete the practical utilization for method (ii). 
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In this paper one of the practical methods of synthesis and decomposition 
of ALSC is described. The method has two steps: 
$1: extract all unit time delays (which are concerned with the 
synchronization) from an ALSC. 
S2: decompose the resultant linear sequential circuits (abbreviated 
LSC). 
In order to clarify this method, the fundamental behavior of an LSC with 
feedback connection from the output to the input through the unit delay 
is discussed in Section 2. Next, the condition that the state transition diagram 
of the LSC with this feedback consists of only cycles is shown in Section 3. 
In Section 4 the step S 2 is investigated using the theory of Hartmanis and 
Stearns (1966). 
2. PRELIMINARY DEFINITIONS AND RESULTS 
DEFINITION. An LSC is a five tuple A = (S, X, O, 11/], N), where S is 
a nonempty finite state set, 22 is a nonempty finite input set, O is a nonempty 
finite output set, M is the next state function which has the domain S × X 
and the range S, and N is the output function which has the domain S × 27 
and the range O. 
We attach the output of an LSC A in Fig. 1 to the input of that with 
FIG. ~. Feedback connection ofan LSC A. 
the feedback path through the unit time delay. This connection is said to 
be the feedback connection. We must define the operation between the input 
and the delayed output, i.e., at the point a in Fig. I. 
Let us assume that ~ maps the cartesian product of X and O into Z' as 
follows: 
ASSUMPTION 1. 
~(cr, z) c X for Vcr ~ Z and Vz ~ O. 
643/z314-7 
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Next, we consider the behavior of A when the domain of M or N becomes 
S × 27* and the range of N does 0 ' ,  as usual (e.g., see Hartmanis and 
Stearns, 1966). When the external input word x is xlx~'"xT~ (xi ~ 27) and 
the time of x i is shown as t -~ i, 
S 1 • Mx 1 = s 2 , 
s t • ]~]q)(Xt,Zt_l ) --~- St+ 1 
S t " N . (~,~t_~)  =-- Z ,  
st " Nx l  - :  z l  
: for 2<~t<~k,  
where zi ~ 6), the subscript of M and N means the elementwise mapping, 
and the case where si = sj (i ~ j) may occur. 
We add a specific element A to both Z and 6), respectively, and modify 
Assumption 1 as follows: 
ASSUMPTION 2. 
For Va e Z w {A} and Vz e 0 w {A}, 
(i) ~(A, A)  = A in the case where a ~ z --  A,  1 
(ii) ~0(a, z) ~ X otherwise. 
Under Assumption 2 we consider the case where x consists of x I only 
(not A) and regard each xi (i = 2, 3,..., oe) as A. Then, 
sl+ ~ • M~e = s2+~ 
Sl+e • Nze = Zl+~ , 
where ~ = 1, 2, 3,..., or. 
The LSC with the feedback connection (abbreviated to A F) becomes an 
ALSC, because it has the infinite output sequence ven when the input 
sequence, except for the first alphabet, is the infinite sequence of A (Ae 
and Yoshida, 1972). In the case where we feed an alphabet x 1 to A r, the 
output sequence of A e is expressed as follows: 
Zl~, 2 "-- Zle ,Zk ,  + l  " "  Zk ,  +tZk ,  + l+ l  " "  Igte, +2 lZk ,  +2 l+ l  " " ,  
where zk,+i ~ zk.+i+~ (n = 1, 2, 3,..., oe) and k' >/k. The first k' sequence 
is said to be the transience and the following 1 sequence to be the periodic 
sequence (the minimal periodic sequence, if it is minimal). 
a In  th is  case  A doesn ' t  move because  both  Z' and  0 i tse l f  has  no  A.  
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3. AUTONOMOUS BEHAVIOR OF .d e 
Let us discuss the behavior of A ~ using the state transit ion diagram T 
and the corresponding directed graph G. In  T we label the income edge 
by xi/z i and the outgoing edge by x/zy,  respectively. If ~0(A, z~-) =x~,  
these two edges are said to be feedback connected. 
DEFINITION. Let us assume that there is a set of n feedback connected 
edges. If  9(A, z l )=  x~, 9(A, z2)~ x 3 .... , qo(A, z~) - :  x 1 ( including the 
case where 9(A, zl) = Xl), then the set of such n edges is said to be a cycle. 
DEFINITION. Let us assume that there is a set of n feedback connected 
edges. I f  qo(A, zl) -= x2, ~o(A, z2) == x3 .... , qo(A, z~_l) = z~,  ~o(A, zn) = x~+ 1
and xn+l/z~+ 1 is a label of the edge which belongs to a cycle, then the set 
of such n edges is said to be apath. 
A path corresponds to a transience and a cycle does to a periodic sequence 
in (Gill, 1966). 
DEFINITION. For gs ~ S and Vx i , Vx~ ~ Z' such that x i 7 ~ x j ,  then 
s " 3//~i ~- s " Mxj - 
Th is  LSC is said to be a forward I -S  permutation LSC (abbreviated to a 
f.p.LSC). 
DEFINITION. For Vsj2, Vsjl ~ S such that s~l • M~i 1 = sj2 • 2t/% = s~ and 
sj~ =/= s~-, for each se, then 
s h - ~,Vxq @ s h • a¥~i 2. 
The  LSC of which A F satisfies this condit ion is said to be a reverse I -S  
permutation LSC (abbreviated to a r.p.LSC). 
DEFINITION. A LSC which is both a f .p.LSC and a r .p.LSC is said to 
be a permutation LSC (abbreviated to p.LSC). 
In  T of a resultant LSC obtained from A e, a set of cycles is of importance, 
although in general there exist both paths and cycles. 
LEMMA 1. The number p of cycles in a f .p.LSC b given as following 
inequality: 
I ~p  ~n(n+ 1)/2, 
where n is the number of states. 
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Pro@ It is obvious that the minimum 1 is given in case that I Z I 
I 0 ! == 1.~ When n = I 27{ ~ I O }, let us choose that 
each of n(n -- 1)/2 cycles consists of length 2, and each of n cycles 
consists of length 1. 
The maximum number of cycles is obtained in this case. 
It is difficult to say the "necessary and sufficient condition" that the 
state transition diagram of the LSC consists of only cycles (that is, no path). 
However, in case where the LSC is a f.p.LSC we can say as follows: 
THEOREM 1. The "necessary and su3ficient condition" that the state transi- 
tion diagram of a f.p.LSC consists of only cycles is that A is a r.p.LSC. 
Proof. Sufficiency. It is obvious from that A is a p.LSC. 
Necessity. Let A be not a r.p.LSC. Then, there is at least one vertex 
such that two edges are connected with feedback to one edge. These edges 
are contained in cycles, because it is a contradiction that they are a part 
of paths. This case can occur only when two cycles have a common path 
to each other. However, this contradicts that A is deterministic. 
The condition 27 D 0 is not a necessary requirement for which A F can 
operate under Assumption 2. For instance, A e can operate normally for 
2J C O, if 0 is an additive group and Z' is its ideal. However, we have the 
following. 
COROLLARY 1. In a p.LSC, ep(A, z) is an isomorphic mapping from 0 
to ~. Hence, if ~(A, z) G O, 27 = O. 
We consider only when Z" : -  O. 
THEOREM 2. The largest length of a cycle in a p.LSC is n 2, where n is 
the number of states. 
Proof. From the condition that A is a p.LSC, the maximum graph 
of A is a directed complete graph with self-loops. Hence, the number of 
edges is n 2. In this graph there exists a directed Euler circuit, because the 
income degree of each vertex is equivalent o the outgoing degree of that 
by Corollary 1. Also, there exists a construction such that this Euler circuit 
becomes a cycle. 
In this case a cycle length n 2 does not necessarily give the minimal 
periodic sequence. 
We denote by I X I the number of elements of a set X. 
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4. SYNTHESIS AND DECOMPOSITION OF A F 
When we extract he unit delays from j/F, the resultant LSC A becomes 
a normal LSC. Hence, we can apply Hartmanis' theorem (1966) to the 
synthesis and decomposition of d .  
THEOREM 3 (Hartmanis and Stearns). An LSC A has a nontrivial serial 
decomposition of its state behavior if and only i f  there exist a nontrivial S.P. 
partition 7r on the set of states S of A. 
When _d consists of a serial connection of A 1 and A 2 , we denote 
A = A1 @ A2. 
THEOREM 4 (Hartmanis and Stearns). An LSC .4 has a nontrivialparallel 
decomposition of #s state behavior if and only if there exist two nontrivial S.P. 
partition 7r 1 and =z on A such that 
~r 1 " ~r z = 0, 
where 0 is the zero partition. 
Let us discuss one of A • of which state transition diagram consists of 
only cycles. 
DEFINITION. For a LSC A = (S, Z, O, M, N) we define; co is a cyclic 
partition if and only if a ~ b(co) implies that both a and b belongs to the 
same Ci,  where C¢ (i = 1, 2,..., p) is a cycle. 
When A is a p.LSC, the state transition diagram of A consists of only 
cycles by Theorem 1, and 27 ~ O by Corollary 1. Hence, if co is a cyclic 
partition, the partition ~ on Z also becomes a cyclic partition. 
In general, it is easier to find the cyclic partition in the state transition 
diagram. However, the cyclic partition can also be found from the state 
transition table in the special case as follows: 
]PROPOSITION 1. Let us assume that A is a p.LSC and, 
(i) each column of the table which means SxX-+ S does not contain 
a element more than twice, 
(ii) each column of the table which means SxZ--+ 0 consists of only 
one element. 
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In this case, for Vs ~ S, the partition co such that 
Na(s) = b implies a ~ b(oo) 
is a cyclic" partition. 
An example is shown in Fig. 2. The LSC which satisfies the assumption 
of Proposition 1 is said to be a same output row LSC. 
I 234/I, 234 
S, lS=S,s s413 4 1 2 
S=lS, S~S,S~il3 4 1 2 
s31s, s)s~s,ll3 4 1 2 
S~ls, s~s~s413 4 1 2 
") (=~;)= {1,3 ; 2,4 } 
Fro. 2. An example of Proposition 1. 
PROeOSlTION 2. A parallel connection of two same output row LSCs 
also becomes a same output row LSC. 
Now, we discuss the minimization of A r, which is regarded as the mini- 
mization of A. Let us assume that a minimal periodic output sequence is 
given. The minimization can be done by the use of "don't care," since in 
general A is an incompletely specified machine. We consider that A is not 
always a p.LSC,  although we maintain the assumption that Z' ~ O. For 
simplification we first show the case that [ X I = I O t ~- 2 (i.e., "0" and " l") .  
LEMMA 2. Let us assume that the number of 0 is l~ and that of 1 is 12, 
respectively, in one periodic output sequence (with no transience) of period k 
of an .d r. Then, the minimum number of states of ./I is max[/1, l~]. 
EXAMPLE l. Let us consider the output sequence 0 1 0 0 t 1. Since this 
sequence has the period of 6, it is easy to realize a logic free A F which has 
six states (Davis, 1970). See Fig. 3. We denote this by Amax, because it 
has the maximum number of states. 
One element of each row is necessarily "don't care." The partition rr i 
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Fro. 3. 
.At ~ t o o 
(a)  ' 
01 01  
I - -2  - -0 '  
2 3 I - -  
3 - -4  - -0  
4 5 - -  0 - -  
5 6 I - -  
6 - -1  - -1  
(b) 
The LSC A such that A F gives the output sequence 0 1 0 0 1 1. 
is obtained from filling the proper symbols in "don' t  care" part and from 
identifying the same row element as a block, considering the condit ion of 
the output consistent (Hartmanis and Stearns, 1966). 
For instance, choosing rr I - -  {1, 2: 3, 4: 5, 6} = {d:  B: C}, we obtain 




C C A I I 
-7" 
(a) (b) 
FIG. 4. A minimization of the LSC in Fig. 3. 
The other partit ion which minimize the number  of states are follows: 
o 2 ={1,2 :3 ,6 :4 ,5} ,  
ira = {1 ,4 :2 ,3  : 5,6}, 
~r 4 = {1 ,4 :2 ,6  : 3,5}, 
% ~ {1,5 : 2 ,3 : 4,6}, 
% - - - -{1 ,5 :2 ,6 :3 ,4} .  
It is easy to generalize this Lemma 2. 
THEOREM 5. Let us assume that the number of occurrences of each alphabet 
is li (i = 1, 2,..., q) in one periodic output sequence (with no transience) of 
period k of a d F, where q ~]i=l i ~ k, and I Z I ~ I 6) I ~ q. Then, the minimum 
number of states of A is max[ l l ,  l~ ,..., lq]. 
The proof is obtained from induct ion of Lemma 2. 
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In general, the minimum number of states is larger than max[/1 , 12 ,..., lq] 
when we assume that A is a p.LSC. Hence, we can regard max[l i , 12 .... , lq] 
as a lower bound of the number of states. 
Let us decompose the resultant LSC _d obtained from extracting the 
unit time delays, as in Fig. 5. Since A is a normal LSC, we can apply 
A 
i i 
FIG. 5. A serial decomposition f A. 
Theorem 3 to the decomposition of A. I f  rr i is a nontrivial S.P. partition 
on A,  A becomes A~, @ A~,  choosing the partition rr 2 such that ~r 1 " ~2 ~ 0. 
In general, A is not an ALSC. However, if A can be decomposed to be 
31 @ A~ such that A i is a ALSC, as in Fig. 5, we can represent i as in Fig. 6. 
In other words, the output of A can be used only for synchronization. 
F IG .  6 .  
I . . . . . . . . . . . . .  - I  
! 
! | 
The case where A i becomes an ALSC. 
From Hartmanis and Stearns (1966), this condition can be reduced as 
follows. 
THEOREM 6. Let A be a strongly connected ALSC with period k and let 
K be the set of all integers that divide k. Then, for each nontrivial j ,  there 
exist the S.P. partition ~r~ (where j is the number of blocks) and the partition r 
such that ~rj " r = 0 on Amax, where A~j is an ALSC. 
EXAMPLE 2. Let us consider the same LSC as Example 1. Since 
K ~ {1, 2, 3, 6}, we choose j = 2. Fill ing the proper symbols in the "don't  
care" condition of Fig. 3(b), a nontrivial S.P. partition rr = {1, 3, 5; 2, 4, 6} = 
{A; B} is obtained. A I ( - :  A~) is shown in Fig. 7. When we choose 
~- = {1, 2; 3, 4; 5, 6} = {a, b, c}, ~r' ~- = 0 is satisfied. A2(= A~) is shown 
in Fig. 8. We can decompose an LSC of the Example 1 into Fig. 9, since 
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A • 0 = A • 1 and B - 0 = B • 1, filling the proper symbols in the "don't 
care" condition. 
10,k  , A i 
B'I 3 
FIO. 7. At of Example 2. 
-0  
B rl-a { b '-o_. 
Fie. 8. 
a - -  a b 
A2 of Example 2. 
Fie.. 9. 
A 3 a a a 0 I  
BA  f3 b bc  00  
c ca  I I 
Ai A2 
An decomposition of the LSC as in Fig. 6. 
5. SUMMARY 
An ALSC can be realized by the asynchronous LSC together with the 
feedback loops. In this meaning the method proposed by the authors is 
more practical and gives an approach to direct hardware-realization (Ae 
et al., 1972). The case where the resultant LSC is restricted should be 
discussed. The extension of this paper to the asynchronous LSC will become 
the similar results as that of (Batra, 1970). 
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